View IS41C4100-35J_662532.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

IS41C4100 IS41LV4100
1Meg x 4 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE
FEATURES
* TTL compatible inputs and outputs * Refresh Interval: 1024 cycles/16 ms * Refresh Mode : RAS-Only, CAS-before-RAS (CBR), and Hidden * JEDEC standard pinout * Single power supply 5V 10% (IS41C4100) 3.3V 10% (IS41LV4100) * Industrail Temperature Range -40oC to 85oC
ISSI
DESCRIPTION
(R)
PRELIMINARY INFORMATION SEPTEMBER 2001
The ISSI IS41C4100 and IS41LV4100 are 1,048,576 x 4-bit high-performance CMOS Dynamic Random Access Memory. Both products offer accelerated cycle access EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle time as short as 10ns per 4-bit word. These features make the IS41C4100 and IS41LV4100 ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications. The IS41C4100 and IS41LV4100 are available in a 20-pin, 300-mil SOJ package.
KEY TIMING PARAMETERS
Parameter Max. RAS Access Time (tRAC) Max. CAS Access Time (tCAC) Max. Column Address Access Time (tAA) Min. Fast Page Mode Cycle Time (tPC) Min. Read/Write Cycle Time (tRC) -35 35 10 18 12 60 -60 60 15 30 25 110 Unit ns ns ns ns ns
PIN CONFIGURATION 20-Pin SOJ
I/O0 I/O1 WE RAS A9
1 2 3 4 5
20 19 18 17 16
GND I/O3 I/O2 CAS OE
PIN DESCRIPTIONS
A0-A9 I/O0-I/O3 WE OE RAS CAS VCC GND NC Address Inputs Data Inputs/Outputs Write Enable Output Enable Row Address Strobe Column Address Strobe Power Ground No Connection
A0 A1 A2 A3 Vcc
6 7 8 9 10
15 14 13 12 11
A8 A7 A6 A5 A4
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. (c) Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
1
IS41C4100 IS41LV4100
FUNCTIONAL BLOCK DIAGRAM
OE WE CAS CLOCK GENERATOR WE CONTROL LOGICS OE CONTROL LOGIC OE RAS
ISSI
(R)
CAS
CAS
WE
RAS
RAS CLOCK GENERATOR
DATA I/O BUS
COLUMN DECODERS SENSE AMPLIFIERS
REFRESH COUNTER
DATA I/O BUFFERS
I/O0-I/O3
ROW DECODER
ADDRESS BUFFERS A0-A9
MEMORY ARRAY 1,048,576 x 4
2
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
TRUTH TABLE
Function Standby Read: Word Read: Lower Byte Read: Upper Byte Write: Word (Early Write) Write: Lower Byte (Early Write) Write: Upper Byte (Early Write) Read-Write (1,2) EDO Page-Mode Read(2) DOUT RAS H L L L L L L L 1st Cycle: 2nd Cycle: Any Cycle: EDO Page-Mode Write(1) EDO Page-Mode DOUT, DIN Read-Write (1,2) Hidden Refresh DOUT DOUT RAS-Only Refresh CBR Refresh(3) L HL H L X X X X ROW/NA X
2)
ISSI
CAS H L L H L L H L L L L L L L L LHL LHL WE X H H H L L L HL HL HL LH HL HL HL HL L L OE Address tR/tC X L L L X X X LH H H H L L HL HL H L X ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL ROW/COL L L L X X LH LH L X I/O High-Z DOUT Lower Byte, DOUT Upper Byte, High-Z Lower Byte, High-Z Upper Byte, DOUT DIN Lower Byte, DIN Upper Byte, High-Z Lower Byte, High-Z Upper Byte, DIN DOUT, DIN ROW/COL NA/COL DOUT NA/NA DOUT ROW/COL, DIN NA/COL DIN ROW/COL NA/COL DOUT, DIN ROW/COL ROW/COL High-Z High-Z
(R)
1st Cycle: 2nd Cycle: 1st Cycle: 2nd Cycle: Read Write
Notes: 1. These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active). 2. These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active). 3. At least one of the two CAS signals must be active (LCAS or UCAS).
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
3
IS41C4100 IS41LV4100
Functional Description
The IS41C4100 and IS41LV4100 is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 19 address bits. The first ten address bits (A0-A9) are entered as row address and latter nine bits nine address bits (A0-A8) are entered as column address. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter nine bits.
ISSI
(R)
2. Using a CAS-before-RAS refresh cycle. CAS-beforeRAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 10-bit counter provides the row addresses and the external address inputs are ignored. CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.
Memory Cycle
A memory cycle is initiated by bring RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tRAS time has expired. A new cycle must not be initiated until the minimum precharge time tRP, tCP has elapsed.
Extended Data Out Page Mode
EDO page mode operation permits all 512 columns within a selected row to be randomly accessed at a high data rate. In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter. In EDO page mode, due to the extended data function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same. The EDO page mode allows both read and write operations during one RAS cycle, but the performance is equivalent to that of the fast page mode in that case.
Read Cycle
A read cycle is initiated by the falling edge of CAS or OE, whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tAR. Data Out becomes valid only when tRAC, tAA, tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.
Write Cycle
A write cycle is initiated by the falling edge of CAS and WE, whichever occurs last. The input data must be valid at or before the falling edge of CAS or WE, whichever occurs last.
Power-On
After application of the VCC supply, an initial pause of 200 s is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal). During power-on, it is recommended that RAS track with VCC or be held at a valid VIH to avoid current surges.
Refresh Cycle
To retain data, 1024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory. 1. By clocking each of the 1024 row addresses (A0 through A9) with RAS at least once every 16 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
4
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VT VCC IOUT PD TA TSTG Parameters Voltage on Any Pin Relative to GND Supply Voltage Output Current Power Dissipation Commercial Operation Temperature Industrail Temperature Storage Temperature 5V 3.3V 5V 3.3V Rating -1.0 to +7.0 -0.5 to 4.6 -1.0 to +7.0 -0.5 to 4.6 50 1 0 to +70 -40 to +85 -55 to +125 Unit V V V V mA W C C C
ISSI
(R)
Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)
Symbol VCC VIH VIL TA Parameter Supply Voltage Input High Voltage Input Low Voltage Commercial Ambient Temperature Industrail Ambient Temperature 5V 3.3V 5V 3.3V 5V 3.3V Min. 4.5 3.0 2.4 2.0 -1.0 -0.3 0 -40 Typ. 5.0 3.3 -- -- -- -- -- -- Max. 5.5 3.6 VCC + 1.0 VCC + 0.3 0.8 0.8 70 85 Unit V V V C C
CAPACITANCE(1,2)
Symbol CIN1 CIN2 CIO Parameter Input Capacitance: A0-A9 Input Capacitance: RAS, CAS, WE, OE Data Input/Output Capacitance: I/O0-I/O3 Max. 5 7 7 Unit pF pF pF
Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: TA = 25C, f = 1 MHz,
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
5
IS41C4100 IS41LV4100
ELECTRICAL CHARACTERISTICS(1) (Recommended Operation Conditions unless otherwise noted.)
Symbol Parameter IIL IIO VOH VOL ICC1 Input Leakage Current Output Leakage Current Output High Voltage Level Output Low Voltage Level Stand-by Current: TTL Test Condition Any input 0V VIN Vcc Other inputs not under test = 0V Output is disabled (Hi-Z) 0V VOUT Vcc IOH = -2.5 mA IOL = +2.1 mA RAS, CAS VIH Commercial Industrial Commercial Industrial 5V 5V 3V 3V 5V 3V -35 -60 -35 -60 -35 -60 -35 -60 Speed Min. -5 -5 2.4 -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
ISSI
Max. 5 5 -- 0.4 2 3 1 4 1 0.5 100 75 120 65 100 75 100 75 A A V V mA
(R)
Unit
ICC2 ICC3
Stand-by Current: CMOS Operating Current: Random Read/Write(2,3,4) Average Power Supply Current Operating Current: EDO Page Mode(2,3,4) Average Power Supply Current Refresh Current: RAS-Only(2,3) Average Power Supply Current
RAS, CAS VCC - 0.2V RAS, CAS, Address Cycling, tRC = tRC (min.) RAS = VIL, CAS, Cycling tPC = tPC (min.) RAS Cycling, CAS VIH tRC = tRC (min.)
mA mA
ICC4
mA
ICC5
mA
ICC6
Refresh Current: RAS, CAS Cycling CBR(2,3,5) tRC = tRC (min.) Average Power Supply Current
mA
Notes: 1. An initial pause of 200 s is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded. 2. Dependent on cycle rates. 3. Specified values are obtained with minimum cycle time and the output open. 4. Column-address is changed once each EDO page cycle. 5. Enables on-chip refresh and address counters.
6
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
AC CHARACTERISTICS(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)
-35 Symbol tRC tRAC tCAC tAA tRAS tRP tCAS tCP tCSH tRCD tASR tRAH tASC tCAH tAR tRAD tRAL tRPC tRSH tCLZ tCRP tOD tOE / tOEA tOEHC tOEP tOES tRCS tRRH tRCH tWCH tWCR Parameter Random READ or WRITE Cycle Time Access Time from RAS(6, 7) Access Time from CAS RAS Pulse Width RAS Precharge Time CAS Pulse Width CAS Hold Time
(26) (9, 25) (6, 8, 15) (6)
ISSI
-60 Max. -- -- 10 18 10K -- 10K -- -- 28 -- -- -- -- -- 20 -- -- -- -- -- 12 10 -- -- -- -- -- -- -- -- Min. 110 60 -- -- 60 40 10 10 60 20 0 10 0 10 40 15 30 0 115 3 5 3 -- 10 10 5 0 0 0 10 50 Max. -- -- 15 30 10K -- 10K -- -- 45 -- -- -- -- -- 30 -- -- -- -- -- 12 15 -- -- -- -- -- -- -- -- Min. 60 35 -- -- 35 20 6 5 35
(10, 20)
(R)
Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
Access Time from Column-Address
CAS Precharge Time
(21)
RAS to CAS Delay Time Row-Address Hold Time
11 0 6 0 6 30 10 18 0 8 3 5 3 0 10 10 5 0 0 0 5 30
Row-Address Setup Time Column-Address Setup Time(20) Column-Address Hold Time(20) Column-Address Hold Time (referenced to RAS) RAS to Column-Address Delay Time(11) Column-Address to RAS Lead Time RAS to CAS Precharge Time RAS Hold Time
(27) (15, 29)
CAS to Output in Low-Z Output Disable Time Output Enable Time
CAS to RAS Precharge Time(21)
(19, 28, 29) (15, 16)
OE HIGH Hold Time from CAS HIGH OE HIGH Pulse Width OE LOW to CAS HIGH Setup Time Read Command Setup Time Read Command Hold Time (referenced to RAS)(12) Read Command Hold Time (referenced to CAS)(12, 17, 21) Write Command Hold Time(17, 27) Write Command Hold Time (referenced to RAS)(17)
(17, 20)
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
7
IS41C4100 IS41LV4100
AC CHARACTERISTICS (Continued)(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)
-35 Symbol tWP tWPZ tRWL tCWL tWCS tDHR tOEH tDS tDH tRWC tRWD tCWD tAWD tPC tRASP tCPA tPRWC tCOH/tDOH tOFF tWHZ tCLCH tCSR tCHR tORD tREF tT Parameter Write Command Pulse Width
(17)
ISSI
-60 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- 100K 21 -- -- 15 15 -- -- -- -- 16 50 Min. 10 10 15 15 0 40 15 0 10 140 80 36 49 25 60 -- 56 5 3 3 10 10 10 0 -- 1 Max. -- -- -- -- -- -- -- -- -- -- -- -- -- -- 100K 34 -- -- 15 15 -- -- -- -- 16 50 Min. 5 10 8 8 0 30 8 0 6 80 45 25
(14)
(R)
Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms ns
WE Pulse Widths to Disable Outputs Write Command to RAS Lead Time(17) Write Command to CAS Lead Time(17, 21) Write Command Setup Time
(14, 17, 20)
Data-in Hold Time (referenced to RAS) Precharge during WRITE Cycle OE Hold Time from WE during READ-MODIFY-WRITE cycle(18) Data-In Setup Time(15, 22) Data-In Hold Time
(15, 22)
READ-MODIFY-WRITE Cycle Time RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14) CAS to WE Delay Time(14, 20) Column-Address to WE Delay Time EDO Page Mode READ or WRITE Cycle Time(24) RAS Pulse Width in EDO Page Mode Access Time from CAS Precharge(15) EDO Page Mode READ-WRITE Cycle Time(24) Data Output Hold after CAS LOW Output Buffer Turn-Off Delay from CAS or RAS(13,15,19, 29) Output Disable Delay from WE Last CAS going LOW to First CAS returning HIGH(23) CAS Setup Time (CBR REFRESH)(30, 20) CAS Hold Time (CBR REFRESH)(30, 21) OE Setup Time prior to RAS during HIDDEN REFRESH Cycle Refresh Period (1024 Cycles) Transition Time (Rise or Fall)
(2, 3)
30 12 35 -- 40 5 3 3 10 8 8 0 -- 1
8
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
ISSI
(R)
Notes: 1. An initial pause of 200 s is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded. 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs. 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner. 4. If CAS and RAS = VIH, data output is High-Z. 5. If CAS = VIL, data output may contain data from the last valid READ cycle. 6. Measured with a load equivalent to one TTL gate and 50 pF. 7. Assumes that tRCD - tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown. 8. Assumes that tRCD * tRCD (MAX). 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tCP. 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC. 11. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA. 12. Either tRCH or tRRH must be satisfied for a READ cycle. 13. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. 14. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If tWCS * tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD * tRWD (MIN), tAWD * tAWD (MIN) and tCWD * tCWD (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle. 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS. 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible. 17. Write command is defined as WE going low. 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after tOEH is met. 19. The I/Os are in open during READ cycles once tOD or tOFF occur. 20. The first CAS edge to transition LOW. 21. The last CAS edge to transition HIGH. 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles. 23. Last falling CAS edge to first rising CAS edge. 24. Last rising CAS edge to next cycle's last rising CAS edge. 25. Last rising CAS edge to first falling CAS edge. 26. Each CAS must meet minimum pulse width. 27. Last CAS to go LOW. 28. I/Os controlled, regardless UCAS and LCAS. 29. The 3 ns minimum is a parameter guaranteed by design. 30. Enables on-chip refresh and address counters.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
9
IS41C4100 IS41LV4100
AC WAVEFORMS READ CYCLE
ISSI
tRC tRAS tRP
(R)
RAS
tCSH tCRP tRCD tRSH tCAS tCLCH tRRH
CAS
tAR tASR tRAD tRAH tRAL tASC tCAH
ADDRESS WE
Row
tRCS
Column
tRCH
Row
tAA tRAC tCAC tCLC
tOFF(1)
I/O
Open
tOE
Valid Data
tOD
Open
OE
tOES
Don't Care
Note: 1. tOFF is referenced from rising edge of RAS or CAS, whichever occurs last.
10
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
EARLY WRITE CYCLE (OE = DON'T CARE)
ISSI
tRC tRAS tRP
(R)
RAS
tCSH tCRP tRCD tRSH tCAS tCLCH
CAS
tAR tASR tRAD tRAH tASC tRAL tCAH tACH
ADDRESS
Row
Column
tCWL tRWL tWCR tWCS tWCH tWP
Row
WE
tDHR tDS tDH
I/O
Valid Data
Don't Care
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
11
IS41C4100 IS41LV4100
READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)
ISSI
tRWC tRAS tRP
(R)
RAS
tCSH tCRP tRCD tRSH tCAS tCLCH
CAS
tAR tASR tRAD tRAH tRAL tASC tCAH tACH
ADDRESS
Row
tRCS
Column
tRWD tCWD tAWD
Row
tCWL tRWL tWP
WE
tAA tRAC tCAC tCLZ tDS tDH
I/O
Open
tOE
Valid DOUT
tOD
Valid DIN
Open
tOEH
OE
Don't Care
12
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
EDO-PAGE-MODE READ CYCLE
tRASP
ISSI
tRP
(R)
RAS
tCSH tCRP tRCD tCAS, tCLCH tPC(1) tCAS, tCP tCLCH tCP tRSH tCAS, tCLCH tCP
CAS
tAR tRAD tASR tASC tCAH tASC tCAH tASC tRAL tCAH
ADDRESS
Row
tRAH tRCS
Column
Column
Column
tRCH
Row
tRRH
WE
tAA tRAC tCAC tCLZ tCAC tCOH tAA tCPA tCAC tCLZ tAA tCPA tOFF
I/O
Open
tOE tOES
Valid Data
Valid Data
tOEHC tOD tOES
Valid Data
tOE
Open
tOD
OE
tOEP
Don't Care
Note: 1. tPC can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPC specifications.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
13
IS41C4100 IS41LV4100
EDO-PAGE-MODE EARLY-WRITE CYCLE
tRASP
ISSI
tRP
(R)
RAS
tCSH tCRP tRCD tCAS, tCLCH tCP tPC tCAS, tCLCH tCP tRSH tCAS, tCLCH tACH tRAL tCAH tCP
CAS
tAR tRAD tASR tASC tACH tCAH tASC tACH tCAH tASC
ADDRESS
Row
tRAH
Column
tCWL tWCS tWCH tWP
Column
tCWL tWCS tWCH tWP
Column
tCWL tWCS tWCH tWP
Row
WE
tWCR tDHR tDS tDH tRWL tDS tDH tDS tDH
I/O OE
Valid Data
Valid Data
Valid Data
Don't Care
14
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
ISSI
tRASP tRP
(R)
EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)
RAS
tCSH tCRP tRCD tCAS, tCLCH tCP tPC / tPRWC(1) tCAS, tCLCH tCP tRSH tCAS, tCLCH tCP
CAS
tASR tRAH tAR tRAD tASC tRAL tCAH
tCAH
tASC
tCAH
tASC
ADDRESS
Row
tRWD tRCS
Column
tCWL tWP tAWD tCWD
Column
tCWL tWP tAWD tCWD
Column
tRWL tCWL tWP tAWD tCWD
Row
WE
tAA tRAC tCAC tCLZ tDH tDS tAA tCPA tCAC tCLZ tDH tDS tAA tCPA tCAC tCLZ tDH tDS
I/O
Open
tOE
DOUT
DIN
tOD tOE
DOUT
DIN
tOD tOE
DOUT
DIN
tOD tOEH
Open
OE
Don't Care
Note: 1. tPC can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPC specifications.
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
15
IS41C4100 IS41LV4100
ISSI
tRASP tRP
(R)
EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY WRITE)
RAS
tCSH tPC tCRP tRCD tCAS tCP tCAS tPC tCP tRSH tCAS tCP
CAS
tASR tRAH tAR tRAD tASC tACH tRAL tCAH
tCAH
tASC
tCAH
tASC
ADDRESS
Row
tRCS
Column (A)
Column (B)
tRCH tWCS
Column (N)
tWCH
Row
WE
tAA tRAC tCAC tCPA tCAC tCOH tAA tWHZ tDS tDH
I/O
Open
tOE
Valid Data (A)
Valid Data (B)
DIN
Open
OE
Don't Care
16
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
READ CYCLE (With WE-Controlled Disable)
RAS
tCSH tCRP tRCD tCAS tCP
ISSI
(R)
CAS
tAR tASR tRAD tRAH tASC tCAH tASC
ADDRESS WE
Row
tRCS
Column
tRCH tRCS
Column
tAA tRAC tCAC tCLZ
tWHZ
tCLZ
I/O OE
Open
tOE
Valid Data
Open
tOD
Don't Care
RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)
tRC tRAS tRP
RAS
tCRP tRPC
CAS
tASR tRAH
ADDRESS I/O
Row Open
Row
Don't Care
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
17
IS41C4100 IS41LV4100
CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)
ISSI
tRP tRAS tRP tRAS
(R)
RAS
tRPC tCP tCHR tCSR tRPC tCSR tCHR
CAS I/O Open
HIDDEN REFRESH CYCLE (WE = HIGH; OE = LOW)(1)
tRAS tRP tRAS
RAS
tCRP tRCD tRSH tCHR
CAS
tAR tASR tRAD tRAH tASC tRAL tCAH
ADDRESS
Row
Column
tAA tRAC tCAC tCLZ tOFF(2)
I/O
Open
tOE tORD
Valid Data
Open
tOD
OE
Don't Care
Notes: 1. A Hidden Refresh may also be performed after a Write Cycle. In this case, WE = LOW and OE = HIGH. 2. tOFF is referenced from rising edge of RAS or CAS, whichever occurs last.
18
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION Rev. 00A 09/10/01
IS41C4100 IS41LV4100
ORDERING INFORMATION : 5V Commercial Range: 0C to 70C
Speed (ns) Order Part No. 35 60 IS41C4100-35J IS41C4100-60J Package 20-pin, 300-mil SOJ 20-pin, 300-mil SOJ
ISSI
ORDERING INFORMATION : 3.3V Commercial Range: 0C to 70C
Speed (ns) Order Part No. 35 60 IS41LV4100-35J IS41LV4100-60J Package 20-pin, 300-mil SOJ 20-pin, 300-mil SOJ
(R)
ORDERING INFORMATION : 5V Industrail Range: -40C to 85C
Speed (ns) Order Part No. 60 IS41C4100-60JI Package 20-pin, 300-mil SOJ
ORDERING INFORMATION : 3.3V Industrail Range: -40C to 85C
Speed (ns) Order Part No. 60 IS41LV4100-60JI Package 20-pin, 300-mil SOJ
ISSI
(R)
Integrated Silicon Solution, Inc.
2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com
Integrated Silicon Solution, Inc. -- 1-800-379-4774
PRELIMINARY INFORMATION 09/10/01 Rev. 00A
19

▲Up To Search▲

Price & Availability of IS41C4100-35J

	To Download IS41C4100-35J Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .